## CONTENTS

## PREFACE xi

1 COMPUTER OPERATION	1
gital Computers of Computers to Problems	
plications	

2

1.1	Electronic Digital Computers	2
1.2	Application of Computers to Problems	3
1.3	Business Applications	5
$ \begin{array}{c} 1.4 \\ 2^{4d} \longrightarrow 1.5 \\ 2^{4d} \subset \begin{cases} 1.6 \\ 1.7 \end{cases} $	Scientific Applications	6
nd _> 1.5	Some Different Types of Computer Systems	7
<sup>2</sup> . (1.6	Computers in Control Systems	11
21.7	Basic Components of a Digital Computer	13
<b>1.8</b> کرد ۱ <sup>۱</sup> ۲۰۰۰	Construction of Memory	14
1.9	Instructions	15
	Multiplication Instruction	17
- ( <sup>M</sup> . 10) 1.11	Branch, Skip, or Jump Instructions	18
(1.12)	Programming Systems	18 20 21 23
<u> </u>	Assembly Languages	2
1.14	High-Level Languages	23
1.14	A Short Introduction to Higher-Level Languages	2:
1.16	Summary	2

SUMBER SYSTEMS 33	vi		2			
2.2 Bistable Devices 2.3 Counting in the Binary System 3.5 2.4 Binary Addition and Subtraction 3.6 2.5 Binary Multiplication and Division 3.7 2.6 Converting Decimal Numbers to Binary 3.9 2.7 Negative Numbers 4.0 2.8 Use of Complements to Represent Negative Numbers 4.1 Subscript Number Complements 4.2 Complements in Other Number Systems 4.3 2.1 Binary-Coded-Decimal Number Representation 4.4 2.1 Octal and Hexadecimal Number Systems 4.6 2.1 Summary 4.7 3 BOOLEAN ALGEBRA AND GATE NETWORKS 4.8 3.1 Fundamental Concepts of Boolean Algebra 4.9 3.2 Logical Multiplication 3.3 AND Gates and OR Gates 3.4 Complementation and Inverters 3.5 Evaluation of Logical Expressions 3.6 Evaluation of Logical Expressions 3.6 Evaluation of an Expression Containing Parentheses 3.7 Basic Laws of Boolean Algebra 3.8 Proof by Perfect Induction 3.9 Simplification of Expressions 3.1 Basic Duality of Boolean Algebra 3.1 Basic Duality of Boolean Algebra 3.1 Basic Duality of Boolean Algebra 3.1 Basic Duality of Boolean Expression 3.1 Basic Duality of Boolean Expression 3.1 Derivation of a Boolean Expression 3.1 Sum of Products and Product of Sums 3.1 Survivation of Products and Product of Sums 3.1 Survivation of Products and Product of Sums 3.1 NAND Gates and NOR Gates 3.1 The Map Method for Simplifying Expressions 3.2 Design Using NAND Gates 3.2 Design Using NAND Gates 3.2 Design Using NAND Gates 3.2 Wired OR and Wired AND Gates 3.2 Wired OR and Wired AND Gates	CONTENTS		NUMBER SYSTEMS 33			
2.2 Bistable Devices 35 2.3 Counting in the Binary System 35 2.4 Binary Addition and Subtraction 36 2.5 Binary Multiplication and Division 37 2.6 Converting Decimal Numbers to Binary 39 2.7 Negative Numbers 40 2.8 Use of Complements to Represent Negative Numbers 41 2.9 Complements in Other Number Systems 43 2.10 Binary Number Complements 43 2.11 Binary-Coded-Decimal Number Representation 44 2.12 Octal and Hexadecimal Number Systems 46 2.13 Summary 51  BOOLEAN ALGEBRA AND GATE NETWORKS 59  3.1 Fundamental Concepts of Boolean Algebra 60 3.2 Logical Multiplication 61 3.3 AND Gates and OR Gates 62 3.4 Complementation and Inverters 63 3.5 Evaluation of Logical Expressions 65 3.6 Evaluation of Logical Expressions 66 3.7 Basic Laws of Boolean Algebra 67 3.8 Proof by Perfect Induction 70 3.9 Simplification 67 3.10 De Morgan's Theorems 71 3.11 Basic Duality of Boolean Algebra 72 3.12 Derivation of a Boolean Expression 73 3.13 Interconnecting Gates 77 3.15 Derivation of Product-of-Sums Expressions 78 3.16 Derivation of Products and Product of Sums 77 3.15 Derivation of Product-of-Sums Expressions 78 3.16 Derivation of Products and Product Descriptions 78 3.17 NAND Gates and NOR Gates 82 3.18 The Map Method for Simplifying Expressions 84 3.19 Subcubes and Covering 88 3.20 Product-of-Sums Expression—Don't-Cares 93 3.21 Design Using NAND Gates 98 3.22 Design Using NAND Gates 98 3.23 NAND-to-AND and NOR-to-OR Gate Networks 101 3.24 Wired OR and Wired AND Gates 107			Decimal System	34		
2.3 Counting in the Binary System  2.4 Binary Addition and Subtraction  2.5 Binary Multiplication and Division  3.6 Converting Decimal Numbers to Binary  2.7 Negative Numbers  2.8 Use of Complements to Represent Negative Numbers  2.9 Complements in Other Number Systems  2.10 Binary Number Complements  2.11 Binary-Coded-Decimal Number Representation  4.12 Octal and Hexadecimal Number Systems  4.13 Summary  3  BOOLEAN ALGEBRA AND GATE NETWORKS  3.1 Fundamental Concepts of Boolean Algebra  4.2 Logical Multiplication  3.3 AND Gates and OR Gates  3.4 Complementation and Inverters  3.5 Evaluation of Logical Expressions  3.6 Evaluation of Logical Expression Containing Parentheses  3.7 Basic Laws of Boolean Algebra  3.8 Proof by Perfect Induction  3.9 Simplification of Expressions  3.10 De Morgan's Theorems  3.11 Basic Duality of Boolean Expression  3.12 Derivation of Product-of-Sums Expressions  3.13 Interconnecting Gates  3.14 Sum of Products and Product of Sums  3.15 Derivation of Product-of-Sums Expressions  3.16 Derivation of Product-of-Sums Expressions  3.17 NAND Gates and NOR Gates  3.18 The Map Method for Simplifying Expressions  3.19 Subcubes and NOR Gates  3.20 Product-of-Sums Expressions—Don't-Cares  3.21 Design Using NAND Gates  3.22 Design Using NAND Gates  3.23 NAND-to-AND and NOR-to-OR Gate Networks  3.24 Wired OR and Wired AND Gates  3.25 Wired OR and Wired AND Gates		2.2	Bistable Devices			
2.4 Binary Addition and Subtraction 36 2.5 Binary Multiplication and Division 37 2.6 Converting Decimal Numbers to Binary 39 2.7 Negative Numbers 40 2.8 Use of Complements to Represent Negative Numbers 41 2.9 Complements in Other Number Systems 43 2.10 Binary Number Complements 43 2.11 Binary-Coded-Decimal Number Representation 44 2.12 Octal and Hexadecimal Number Systems 46 2.13 Summary 51  BOOLEAN ALGEBRA AND GATE NETWORKS 59  3.1 Fundamental Concepts of Boolean Algebra 60 3.2 Logical Multiplication 61 3.3 AND Gates and OR Gates 62 3.4 Complementation and Inverters 63 3.5 Evaluation of Logical Expressions 65 3.6 Evaluation of Logical Expressions 65 3.6 Evaluation of an expression Containing Parentheses 67 3.8 Proof by Perfect Induction 70 3.9 Simplification of Expressions 71 3.10 De Morgan's Theorems 71 3.11 Basic Duality of Boolean Algebra 72 3.12 Derivation of a Boolean Expression 73 3.13 Interconnecting Gates 76 3.14 Sum of Products and Product of Sums 77 3.15 Derivation of Product-of-Sums Expressions 78 3.16 Derivation of Three-Input-Variable Expression 80 3.17 NAND Gates and NOR Gates 82 3.18 The Map Method for Simplifying Expressions 84 3.19 Subcubes and Covering 88 3.20 Product-of-Sums Expression—Don't-Cares 93 3.21 Design Using NAND Gates 98 3.22 Design Using NAND Gates 98 3.23 NAND-to-AND and NOR-to-OR Gate Networks 101 3.24 Wired OR and Wired AND Gates 107		2.3	Counting in the Binary System ✓			
2.5 Binary Multiplication and Division 37 2.6 Converting Decimal Numbers to Binary 39 2.7 Negative Numbers 40 2.8 Use of Complements to Represent Negative Numbers 41 2.9 Complements in Other Number Systems 43 2.10 Binary Number Complements 43 2.11 Binary-Coded-Decimal Number Representation 44 2.12 Octal and Hexadecimal Number Systems 46 2.13 Summary 51  BOOLEAN ALGEBRA AND GATE NETWORKS 59  3.1 Fundamental Concepts of Boolean Algebra 60 3.2 Logical Multiplication 61 3.3 AND Gates and OR Gates 62 3.4 Complementation and Inverters 63 3.5 Evaluation of Logical Expressions 65 3.6 Evaluation of an Expression Containing Parentheses 66 3.7 Basic Laws of Boolean Algebra 67 3.8 Proof by Perfect Induction 70 3.9 Simplification of Expressions 71 3.10 De Morgan's Theorems 71 3.11 Basic Duality of Boolean Algebra 72 3.12 Derivation of a Boolean Expression 73 3.13 Interconnecting Gates 76 3.14 Sum of Products and Product of Sums 77 3.15 Derivation of Products and Product of Sums 77 3.15 Derivation of Three-Input-Variable Expression 80 3.17 NAND Gates and NOR Gates 82 3.18 The Map Method for Simplifying Expressions 84 3.19 Subcubes and Covering 88 3.20 Product-of-Sums Expressions—Don't-Cares 93 3.21 Design Using NAND Gates 95 3.22 Design Using NAND Gates 95 3.23 NAND-to-AND and NOR-to-OR Gate Networks 101 3.24 Wired OR and Wired AND Gates 107		2.4	Binary Addition and Subtraction			
2.7 Negative Numbers 2.8 Use of Complements to Represent Negative Numbers 2.9 Complements in Other Number Systems 2.10 Binary Number Complements 2.11 Binary-Coded-Decimal Number Representation 2.12 Octal and Hexadecimal Number Systems 46 2.13 Summary  3  BOOLEAN ALGEBRA AND GATE NETWORKS 59  3.1 Fundamental Concepts of Boolean Algebra 3.2 Logical Multiplication 3.3 AND Gates and OR Gates 3.4 Complementation and Inverters 3.5 Evaluation of Logical Expressions 3.6 Evaluation of Logical Expressions 3.6 Evaluation of an Expression Containing Parentheses 3.7 Basic Laws of Boolean Algebra 3.8 Proof by Perfect Induction 3.9 Simplification of Expressions 3.10 De Morgan's Theorems 3.11 Basic Duality of Boolean Algebra 3.12 Derivation of a Boolean Expression 3.13 Interconnecting Gates 3.14 Sum of Products and Product of Sums 3.15 Derivation of Three-Input-Variable Expression 3.16 Derivation of Three-Input-Variable Expressions 3.17 NAND Gates and NOR Gates 3.18 The Map Method for Simplifying Expressions 3.19 Subcubes and Covering 3.20 Product-of-Sums Expressions—Don't-Cares 3.21 Design Using NAND Gates 3.22 Design Using NAND Gates 3.23 NAND-to-AND and NOR-to-OR Gate Networks 3.24 Wired OR and Wired AND Gates						
2.8 Use of Complements to Represent Negative Numbers 41 2.9 Complements in Other Number Systems 43 2.10 Binary Number Complements 43 2.11 Binary-Coded-Decimal Number Representation 44 2.12 Octal and Hexadecimal Number Systems 46 2.13 Summary 51  BOOLEAN ALGEBRA AND GATE NETWORKS 59  3.1 Fundamental Concepts of Boolean Algebra 60 3.2 Logical Multiplication 61 3.3 AND Gates and OR Gates 62 3.4 Complementation and Inverters 63 3.5 Evaluation of Logical Expressions 65 3.6 Evaluation of Logical Expressions 65 3.7 Basic Laws of Boolean Algebra 67 3.8 Proof by Perfect Induction 70 3.9 Simplification of Expressions 71 3.10 De Morgan's Theorems 71 3.11 Basic Duality of Boolean Algebra 72 3.12 Derivation of a Boolean Expression 73 3.13 Interconnecting Gates 76 3.14 Sum of Products and Product of Sums 76 3.15 Derivation of Three-Input-Variable Expression 80 3.17 NAND Gates and NOR Gates 82 3.18 The Map Method for Simplifying Expressions 84 3.19 Subcubes and Covering 88 3.20 Product-of-Sums Expressions—Don't-Cares 93 3.21 Design Using NAND Gates 98 3.22 Design Using NAND Gates 98 3.23 NAND-to-AND and NOR-to-OR Gate Networks 101 3.24 Wired OR and Wired AND Gates 107			Converting Decimal Numbers to Binary	39		
2.9 Complements in Other Number Systems 43 2.10 Binary Number Complements 43 2.11 Binary-Coded-Decimal Number Representation 44 2.12 Octal and Hexadecimal Number Systems 46 2.13 Summary 51  BOOLEAN ALGEBRA AND GATE NETWORKS 59  3.1 Fundamental Concepts of Boolean Algebra 60 3.2 Logical Multiplication 61 3.3 AND Gates and OR Gates 62 3.4 Complementation and Inverters 63 3.5 Evaluation of Logical Expressions 65 3.6 Evaluation of an Expression Containing Parentheses 66 3.7 Basic Laws of Boolean Algebra 67 3.8 Proof by Perfect Induction 70 3.9 Simplification of Expressions 71 3.10 De Morgan's Theorems 71 3.11 Basic Duality of Boolean Algebra 72 3.12 Derivation of a Boolean Expression 73 3.13 Interconnecting Gates 77 3.15 Derivation of Product-of-Sums Expressions 78 3.16 Derivation of Product-of-Sums Expression 80 3.17 NAND Gates and NOR Gates 82 3.18 The Map Method for Simplifying Expressions 84 3.19 Subcubes and Covering 88 3.20 Product-of-Sums Expressions—Don't-Cares 93 3.21 Design Using NAND Gates 98 3.22 Design Using NOR Gates 98 3.23 NAND-to-AND and NOR-to-OR Gate Networks 101 3.24 Wired OR and Wired AND Gates 107				40		
2.10 Binary Number Complements 43 2.11 Binary-Coded-Decimal Number Representation 44 2.12 Octal and Hexadecimal Number Systems 46 2.13 Summary 51  BOOLEAN ALGEBRA AND GATE NETWORKS 59  3.1 Fundamental Concepts of Boolean Algebra 60 3.2 Logical Multiplication 61 3.3 AND Gates and OR Gates 62 3.4 Complementation and Inverters 63 3.5 Evaluation of Logical Expressions 66 3.7 Basic Laws of Boolean Algebra 67 3.8 Proof by Perfect Induction 70 3.9 Simplification of Expressions 71 3.10 De Morgan's Theorems 71 3.11 Basic Duality of Boolean Algebra 72 3.12 Derivation of a Boolean Expression 73 3.13 Interconnecting Gates 76 3.14 Sum of Products and Product of Sums 77 3.15 Derivation of Product-of-Sums Expression 80 3.17 NAND Gates and NOR Gates 82 3.18 The Map Method for Simplifying Expressions 84 3.19 Subcubes and Covering 88 3.20 Product-of-Sums Expressions 98 3.21 Design Using NOR Gates 98 3.22 Design Using NOR Gates 98 3.23 NAND-to-AND and NOR-to-OR Gate Networks 101 3.24 Wired OR and Wired AND Gates 107			Use of Complements to Represent Negative Numbers	41		
2.11 Binary-Coded-Decimal Number Representation 44 2.12 Octal and Hexadecimal Number Systems 46 2.13 Summary 51  BOOLEAN ALGEBRA AND GATE NETWORKS 59  3.1 Fundamental Concepts of Boolean Algebra 60 3.2 Logical Multiplication 61 3.3 AND Gates and OR Gates 62 3.4 Complementation and Inverters 63 3.5 Evaluation of Logical Expressions 65 3.6 Evaluation of an Expression Containing Parentheses 66 3.7 Basic Laws of Boolean Algebra 67 3.8 Proof by Perfect Induction 70 3.9 Simplification of Expressions 71 3.10 De Morgan's Theorems 71 3.11 Basic Duality of Boolean Algebra 72 3.12 Derivation of a Boolean Expression 73 3.13 Interconnecting Gates 76 3.14 Sum of Products and Product of Sums 77 3.15 Derivation of Product-of-Sums Expression 80 3.17 NAND Gates and Product of Sums 77 3.18 The Map Method for Simplifying Expressions 82 3.19 Subcubes and Covering 88 3.20 Product-of-Sums Expressions—Don't-Cares 93 3.21 Design Using NAND Gates 98 3.22 Design Using NAND Gates 98 3.23 NAND-to-AND and NOR-to-OR Gate Networks 101 3.24 Wired OR and Wired AND Gates 107				43		
2.12 Octal and Hexadecimal Number Systems 46 2.13 Summary 51  3 BOOLEAN ALGEBRA AND GATE NETWORKS 59  3.1 Fundamental Concepts of Boolean Algebra 60 3.2 Logical Multiplication 61 3.3 AND Gates and OR Gates 62 3.4 Complementation and Inverters 63 3.5 Evaluation of Logical Expressions 65 3.6 Evaluation of an Expression Containing Parentheses 66 3.7 Basic Laws of Boolean Algebra 67 3.8 Proof by Perfect Induction 70 3.9 Simplification of Expressions 71 3.10 De Morgan's Theorems 71 3.11 Basic Duality of Boolean Algebra 72 3.12 Derivation of a Boolean Expression 73 3.13 Interconnecting Gates 76 3.14 Sum of Products and Product of Sums 77 3.15 Derivation of Product-of-Sums Expression 80 3.17 NAND Gates and NOR Gates 82 3.18 The Map Method for Simplifying Expressions 84 3.19 Subcubes and Covering 88 3.20 Product-of-Sums Expressions—Don't-Cares 93 3.21 Design Using NAND Gates 95 3.22 Design Using NAND Gates 98 3.23 NAND-to-AND and NOR-to-OR Gate Networks 101 3.24 Wired OR and Wired AND Gates 107				43		
### BOOLEAN ALGEBRA AND GATE NETWORKS 59  3.1 Fundamental Concepts of Boolean Algebra 60 3.2 Logical Multiplication 61 3.3 AND Gates and OR Gates 62 3.4 Complementation and Inverters 63 3.5 Evaluation of Logical Expressions 65 3.6 Evaluation of an Expression Containing Parentheses 66 3.7 Basic Laws of Boolean Algebra 67 3.8 Proof by Perfect Induction 70 3.9 Simplification of Expressions 71 3.10 De Morgan's Theorems 71 3.11 Basic Duality of Boolean Algebra 72 3.12 Derivation of a Boolean Expression 73 3.13 Interconnecting Gates 76 3.14 Sum of Products and Product of Sums 77 3.15 Derivation of Product-of-Sums Expression 78 3.16 Derivation of Three-Input-Variable Expression 80 3.17 NAND Gates and NOR Gates 82 3.18 The Map Method for Simplifying Expressions 84 3.19 Subcubes and Covering 88 3.20 Product-of-Sums Expressions—Don't-Cares 93 3.21 Design Using NAND Gates 98 3.22 Design Using NAND Gates 98 3.23 NAND-to-AND and NOR-to-OR Gate Networks 101 3.24 Wired OR and Wired AND Gates 107				44		
BOOLEAN ALGEBRA AND GATE NETWORKS 59  3.1 Fundamental Concepts of Boolean Algebra 60 3.2 Logical Multiplication 61 3.3 AND Gates and OR Gates 62 3.4 Complementation and Inverters 63 3.5 Evaluation of Logical Expressions 65 3.6 Evaluation of an Expression Containing Parentheses 66 3.7 Basic Laws of Boolean Algebra 67 3.8 Proof by Perfect Induction 70 3.9 Simplification of Expressions 71 3.10 De Morgan's Theorems 71 3.11 Basic Duality of Boolean Algebra 72 3.12 Derivation of a Boolean Expression 73 3.13 Interconnecting Gates 76 3.14 Sum of Products and Product of Sums 77 3.15 Derivation of Product-of-Sums Expressions 78 3.16 Derivation of Three-Input-Variable Expression 80 3.17 NAND Gates and NOR Gates 82 3.18 The Map Method for Simplifying Expressions 84 3.19 Subcubes and Covering 88 3.20 Product-of-Sums Expressions—Don't-Cares 93 3.21 Design Using NAND Gates 95 3.22 Design Using NAND Gates 98 3.23 NAND-to-AND and NOR-to-OR Gate Networks 101 3.24 Wired OR and Wired AND Gates 107				46		
3.1 Fundamental Concepts of Boolean Algebra 60 3.2 Logical Multiplication 61 3.3 AND Gates and OR Gates 62 3.4 Complementation and Inverters 63 3.5 Evaluation of Logical Expressions 65 3.6 Evaluation of an Expression Containing Parentheses 66 3.7 Basic Laws of Boolean Algebra 67 3.8 Proof by Perfect Induction 70 3.9 Simplification of Expressions 71 3.10 De Morgan's Theorems 71 3.11 Basic Duality of Boolean Algebra 72 3.12 Derivation of a Boolean Expression 73 3.13 Interconnecting Gates 76 3.14 Sum of Products and Product of Sums 77 3.15 Derivation of Product-of-Sums Expressions 78 3.16 Derivation of Three-Input-Variable Expression 80 3.17 NAND Gates and NOR Gates 82 3.18 The Map Method for Simplifying Expressions 84 3.19 Subcubes and Covering 88 3.20 Product-of-Sums Expressions—Don't-Cares 93 3.21 Design Using NAND Gates 95 3.22 Design Using NOR Gates 98 3.23 NAND-to-AND and NOR-to-OR Gate Networks 101 3.24 Wired OR and Wired AND Gates		2.13	Summary	51		
3.1 Fundamental Concepts of Boolean Algebra 3.2 Logical Multiplication 3.3 AND Gates and OR Gates 3.4 Complementation and Inverters 3.5 Evaluation of Logical Expressions 3.6 Evaluation of an Expression Containing Parentheses 3.7 Basic Laws of Boolean Algebra 3.8 Proof by Perfect Induction 3.9 Simplification of Expressions 3.10 De Morgan's Theorems 3.11 Basic Duality of Boolean Algebra 3.12 Derivation of a Boolean Expression 3.13 Interconnecting Gates 3.14 Sum of Products and Product of Sums 3.15 Derivation of Product-of-Sums Expression 3.16 Derivation of Three-Input-Variable Expression 3.17 NAND Gates and NOR Gates 3.18 The Map Method for Simplifying Expressions 3.19 Subcubes and Covering 3.20 Product-of-Sums Expressions—Don't-Cares 3.21 Design Using NAND Gates 3.22 Design Using NOR Gates 3.23 NAND-to-AND and NOR-to-OR Gate Networks 101 3.24 Wired OR and Wired AND Gates			3			
3.2       Logical Multiplication       61         3.3       AND Gates and OR Gates       62         3.4       Complementation and Inverters       63         3.5       Evaluation of Logical Expressions       65         3.6       Evaluation of an Expression Containing Parentheses       66         3.7       Basic Laws of Boolean Algebra       67         3.8       Proof by Perfect Induction       70         3.9       Simplification of Expressions       71         3.10       De Morgan's Theorems       71         3.11       Basic Duality of Boolean Algebra       72         3.12       Derivation of a Boolean Expression       73         3.13       Interconnecting Gates       76         3.14       Sum of Products and Product of Sums       77         3.15       Derivation of Product-of-Sums Expressions       78         3.16       Derivation of Three-Input-Variable Expression       80         3.17       NAND Gates and NOR Gates       82         3.18       The Map Method for Simplifying Expressions       84         3.20       Product-of-Sums Expressions—Don't-Cares       93         3.21       Design Using NAND Gates       95         3.22       Design Using NOR Gat			BOOLEAN ALGEBRA AND GATE NETWORKS 59			
3.3 AND Gates and OR Gates 3.4 Complementation and Inverters 3.5 Evaluation of Logical Expressions 3.6 Evaluation of an Expression Containing Parentheses 3.7 Basic Laws of Boolean Algebra 3.8 Proof by Perfect Induction 3.9 Simplification of Expressions 3.10 De Morgan's Theorems 3.11 Basic Duality of Boolean Algebra 3.12 Derivation of a Boolean Expression 3.13 Interconnecting Gates 3.14 Sum of Products and Product of Sums 3.15 Derivation of Product-of-Sums Expression 3.16 Derivation of Three-Input-Variable Expression 3.17 NAND Gates and NOR Gates 3.18 The Map Method for Simplifying Expressions 3.19 Subcubes and Covering 3.20 Product-of-Sums Expressions—Don't-Cares 3.21 Design Using NAND Gates 3.22 Design Using NOR Gates 3.23 NAND-to-AND and NOR-to-OR Gate Networks 3.24 Wired OR and Wired AND Gates				60		
3.4 Complementation and Inverters 3.5 Evaluation of Logical Expressions 3.6 Evaluation of an Expression Containing Parentheses 3.7 Basic Laws of Boolean Algebra 3.8 Proof by Perfect Induction 3.9 Simplification of Expressions 3.10 De Morgan's Theorems 3.11 Basic Duality of Boolean Algebra 3.12 Derivation of a Boolean Expression 3.13 Interconnecting Gates 3.14 Sum of Products and Product of Sums 3.15 Derivation of Product-of-Sums Expression 3.16 Derivation of Three-Input-Variable Expression 3.17 NAND Gates and NOR Gates 3.18 The Map Method for Simplifying Expressions 3.19 Subcubes and Covering 3.20 Product-of-Sums Expressions—Don't-Cares 3.21 Design Using NAND Gates 3.22 Design Using NOR Gates 3.23 NAND-to-AND and NOR-to-OR Gate Networks 3.24 Wired OR and Wired AND Gates			Logical Multiplication	61		
3.5 Evaluation of Logical Expressions 3.6 Evaluation of an Expression Containing Parentheses 3.7 Basic Laws of Boolean Algebra 3.8 Proof by Perfect Induction 3.9 Simplification of Expressions 3.10 De Morgan's Theorems 3.11 Basic Duality of Boolean Algebra 3.12 Derivation of a Boolean Expression 3.13 Interconnecting Gates 3.14 Sum of Products and Product of Sums 3.15 Derivation of Product-of-Sums Expressions 3.16 Derivation of Three-Input-Variable Expression 3.17 NAND Gates and NOR Gates 3.18 The Map Method for Simplifying Expressions 3.19 Subcubes and Covering 3.20 Product-of-Sums Expressions—Don't-Cares 3.21 Design Using NAND Gates 3.22 Design Using NOR Gates 3.23 NAND-to-AND and NOR-to-OR Gate Networks 3.24 Wired OR and Wired AND Gates				62		
3.6 Evaluation of an Expression Containing Parentheses 3.7 Basic Laws of Boolean Algebra 3.8 Proof by Perfect Induction 3.9 Simplification of Expressions 3.10 De Morgan's Theorems 3.11 Basic Duality of Boolean Algebra 3.12 Derivation of a Boolean Expression 3.13 Interconnecting Gates 3.14 Sum of Products and Product of Sums 3.15 Derivation of Product-of-Sums Expressions 3.16 Derivation of Three-Input-Variable Expression 3.17 NAND Gates and NOR Gates 3.18 The Map Method for Simplifying Expressions 3.19 Subcubes and Covering 3.20 Product-of-Sums Expressions—Don't-Cares 3.21 Design Using NAND Gates 3.22 Design Using NOR Gates 3.23 NAND-to-AND and NOR-to-OR Gate Networks 3.24 Wired OR and Wired AND Gates			·	63		
3.7 Basic Laws of Boolean Algebra 3.8 Proof by Perfect Induction 3.9 Simplification of Expressions 71 3.10 De Morgan's Theorems 71 3.11 Basic Duality of Boolean Algebra 72 3.12 Derivation of a Boolean Expression 73 3.13 Interconnecting Gates 76 3.14 Sum of Products and Product of Sums 77 3.15 Derivation of Product-of-Sums Expressions 78 3.16 Derivation of Three-Input-Variable Expression 80 3.17 NAND Gates and NOR Gates 82 3.18 The Map Method for Simplifying Expressions 84 3.19 Subcubes and Covering 88 3.20 Product-of-Sums Expressions—Don't-Cares 93 3.21 Design Using NAND Gates 95 3.22 Design Using NOR Gates 98 3.23 NAND-to-AND and NOR-to-OR Gate Networks 101 3.24 Wired OR and Wired AND Gates						
3.8 Proof by Perfect Induction 70 3.9 Simplification of Expressions 71 3.10 De Morgan's Theorems 71 3.11 Basic Duality of Boolean Algebra 72 3.12 Derivation of a Boolean Expression 73 3.13 Interconnecting Gates 76 3.14 Sum of Products and Product of Sums 77 3.15 Derivation of Product-of-Sums Expressions 78 3.16 Derivation of Three-Input-Variable Expression 80 3.17 NAND Gates and NOR Gates 82 3.18 The Map Method for Simplifying Expressions 84 3.19 Subcubes and Covering 88 3.20 Product-of-Sums Expressions—Don't-Cares 93 3.21 Design Using NAND Gates 95 3.22 Design Using NOR Gates 98 3.23 NAND-to-AND and NOR-to-OR Gate Networks 101 3.24 Wired OR and Wired AND Gates 107						
3.9 Simplification of Expressions 71 3.10 De Morgan's Theorems 71 3.11 Basic Duality of Boolean Algebra 72 3.12 Derivation of a Boolean Expression 73 3.13 Interconnecting Gates 76 3.14 Sum of Products and Product of Sums 77 3.15 Derivation of Product-of-Sums Expressions 78 3.16 Derivation of Three-Input-Variable Expression 80 3.17 NAND Gates and NOR Gates 82 3.18 The Map Method for Simplifying Expressions 84 3.19 Subcubes and Covering 88 3.20 Product-of-Sums Expressions—Don't-Cares 93 3.21 Design Using NAND Gates 95 3.22 Design Using NOR Gates 98 3.23 NAND-to-AND and NOR-to-OR Gate Networks 101 3.24 Wired OR and Wired AND Gates 107						
3.10 De Morgan's Theorems 71 3.11 Basic Duality of Boolean Algebra 72 3.12 Derivation of a Boolean Expression 73 3.13 Interconnecting Gates 76 3.14 Sum of Products and Product of Sums 77 3.15 Derivation of Product-of-Sums Expressions 78 3.16 Derivation of Three-Input-Variable Expression 80 3.17 NAND Gates and NOR Gates 82 3.18 The Map Method for Simplifying Expressions 84 3.19 Subcubes and Covering 88 3.20 Product-of-Sums Expressions—Don't-Cares 93 3.21 Design Using NAND Gates 95 3.22 Design Using NOR Gates 98 3.23 NAND-to-AND and NOR-to-OR Gate Networks 101 3.24 Wired OR and Wired AND Gates 107						
3.11 Basic Duality of Boolean Algebra 3.12 Derivation of a Boolean Expression 3.13 Interconnecting Gates 3.14 Sum of Products and Product of Sums 3.15 Derivation of Product-of-Sums Expressions 3.16 Derivation of Three-Input-Variable Expression 3.17 NAND Gates and NOR Gates 3.18 The Map Method for Simplifying Expressions 3.19 Subcubes and Covering 3.20 Product-of-Sums Expressions—Don't-Cares 3.21 Design Using NAND Gates 3.22 Design Using NAND Gates 3.23 NAND-to-AND and NOR-to-OR Gate Networks 3.24 Wired OR and Wired AND Gates 472 473 473 473 474 475 476 477 477 478 477 478 478 479 479 479 479 479 479 479 479 479 479						
3.12 Derivation of a Boolean Expression 73 3.13 Interconnecting Gates 76 3.14 Sum of Products and Product of Sums 77 3.15 Derivation of Product-of-Sums Expressions 78 3.16 Derivation of Three-Input-Variable Expression 80 3.17 NAND Gates and NOR Gates 82 3.18 The Map Method for Simplifying Expressions 84 3.19 Subcubes and Covering 88 3.20 Product-of-Sums Expressions—Don't-Cares 93 3.21 Design Using NAND Gates 95 3.22 Design Using NOR Gates 98 3.23 NAND-to-AND and NOR-to-OR Gate Networks 101 3.24 Wired OR and Wired AND Gates 107						
3.13 Interconnecting Gates 76 3.14 Sum of Products and Product of Sums 77 3.15 Derivation of Product-of-Sums Expressions 78 3.16 Derivation of Three-Input-Variable Expression 80 3.17 NAND Gates and NOR Gates 82 3.18 The Map Method for Simplifying Expressions 84 3.19 Subcubes and Covering 88 3.20 Product-of-Sums Expressions—Don't-Cares 93 3.21 Design Using NAND Gates 95 3.22 Design Using NOR Gates 98 3.23 NAND-to-AND and NOR-to-OR Gate Networks 101 3.24 Wired OR and Wired AND Gates 107						
3.14 Sum of Products and Product of Sums 77 3.15 Derivation of Product-of-Sums Expressions 78 3.16 Derivation of Three-Input-Variable Expression 80 3.17 NAND Gates and NOR Gates 82 3.18 The Map Method for Simplifying Expressions 84 3.19 Subcubes and Covering 88 3.20 Product-of-Sums Expressions—Don't-Cares 93 3.21 Design Using NAND Gates 95 3.22 Design Using NOR Gates 98 3.23 NAND-to-AND and NOR-to-OR Gate Networks 101 3.24 Wired OR and Wired AND Gates						
3.15 Derivation of Product-of-Sums Expressions 78 3.16 Derivation of Three-Input-Variable Expression 80 3.17 NAND Gates and NOR Gates 82 3.18 The Map Method for Simplifying Expressions 84 3.19 Subcubes and Covering 88 3.20 Product-of-Sums Expressions—Don't-Cares 93 3.21 Design Using NAND Gates 95 3.22 Design Using NOR Gates 98 3.23 NAND-to-AND and NOR-to-OR Gate Networks 101 3.24 Wired OR and Wired AND Gates 107						
3.16 Derivation of Three-Input-Variable Expression 80 3.17 NAND Gates and NOR Gates 82 3.18 The Map Method for Simplifying Expressions 84 3.19 Subcubes and Covering 88 3.20 Product-of-Sums Expressions—Don't-Cares 93 3.21 Design Using NAND Gates 95 3.22 Design Using NOR Gates 98 3.23 NAND-to-AND and NOR-to-OR Gate Networks 101 3.24 Wired OR and Wired AND Gates 107						
3.17 NAND Gates and NOR Gates 3.18 The Map Method for Simplifying Expressions 84 3.19 Subcubes and Covering 88 3.20 Product-of-Sums Expressions—Don't-Cares 93 3.21 Design Using NAND Gates 95 3.22 Design Using NOR Gates 98 3.23 NAND-to-AND and NOR-to-OR Gate Networks 101 3.24 Wired OR and Wired AND Gates 107						
3.18 The Map Method for Simplifying Expressions 84 3.19 Subcubes and Covering 88 3.20 Product-of-Sums Expressions—Don't-Cares 93 3.21 Design Using NAND Gates 95 3.22 Design Using NOR Gates 98 3.23 NAND-to-AND and NOR-to-OR Gate Networks 101 3.24 Wired OR and Wired AND Gates 107						
3.19 Subcubes and Covering 88 3.20 Product-of-Sums Expressions—Don't-Cares 93 3.21 Design Using NAND Gates 95 3.22 Design Using NOR Gates 98 3.23 NAND-to-AND and NOR-to-OR Gate Networks 101 3.24 Wired OR and Wired AND Gates 107						
3.20 Product-of-Sums Expressions—Don't-Cares 93 3.21 Design Using NAND Gates 95 3.22 Design Using NOR Gates 98 3.23 NAND-to-AND and NOR-to-OR Gate Networks 101 3.24 Wired OR and Wired AND Gates 107						
3.21 Design Using NAND Gates 95 3.22 Design Using NOR Gates 98 3.23 NAND-to-AND and NOR-to-OR Gate Networks 101 3.24 Wired OR and Wired AND Gates 107						
3.22 Design Using NOR Gates 98 3.23 NAND-to-AND and NOR-to-OR Gate Networks 101 3.24 Wired OR and Wired AND Gates 107						
3.23 NAND-to-AND and NOR-to-OR Gate Networks 101 3.24 Wired OR and Wired AND Gates 107						
3.24 Wired OR and Wired AND Gates 107						
A AM MILA I MAIN						

Example of a Design Using a PLA

Summary

116

119

3.26

3.27

	LOGIC DESIGN 130		CONTENTS
4.1	Flip-Flops	136	
4.2	Transfer Circuits	138	
4.3	Clocks	139	
4.4	Flip-Flop Designs	142	
4.5	Gated Flip-Flop	142	
4.6	Master-Slave Flip-Flop	144	
4.7	Shift Register	147	
4.8	Binary Counter	148	
4.9	BCD Counters	153	
4.10	Integrated Circuits	155	
4.11	Medium-, Large-, and Very Large Scale Integration	162	
4.12	Counter Design	166	
4.13	State Diagrams and State Tables	170	
4.14	Design of a Sequential Magnitude Comparator	176	
4.15	Comments—Mealy Machines	178	
4.16	Programmable Arrays of Logic Cells	180	
4.17	Summary	183	
	5		
	THE ARITHMETIC-LOGIC UNIT 193		
5.1	Construction of the ALU	194	
5.2	Integer Representation	195	
5.3	Binary Half-Adder	196	
5.4	Full-Adder	197	
5.5	A Parallel Binary Adder	198	
5.6	Positive and Negative Numbers	200	
5.7	Addition in the 1s Complement System	201	
5.8	Addition in the 2s Complement System	203	
5.9	Addition and Subtraction in a Parallel	004	
	Arithmetic Element	204	
5.10	Full-Adder Designs	208	
5.11	Binary-Coded-Decimal Adder	210	
5.12	Positive and Negative BCD Numbers	212	
5.13	Addition and Subtraction in the	214	
	9s Complement System	214	
5.14	Shift Operation	218 219	
5.15	Basic Operations	223	
5.16	Binary Multiplication	223 226	
5.17	Decimal Multiplication	227	
5.18	Division	233	
5.19	Logical Operations	235 235	
5.20	Multiplexers	235	
5.21	High-Speed Arithmetic—Speeding up Addition	233	

viii	5.22	High-Speed Arithmetic—Parallel Multipliers	243
CONTENTS	5.23	Floating-Point Number Systems	243
	5.24	Performing Arithmetic Operations with	240
		Floating-Point Numbers	251
	5.25	Summary	252
		_	
		THE MEMORY ELEMENT	
		THE MEMORY ELEMENT 261	
	6.1	Random-Access Memories	263
	6.2	Linear-Select Memory Organization	265
	6.3	Decoders	269
	6.4	Dimensions of Memory Access	272
	6.5	Connecting Memory Chips to a Computer Bus	277
	6.6	Random-Access Semiconductor Memories	281
	6.7	Static Random-Access Memories	284
	6.8	Dynamic Random-Access Memories	286
	6.9	Read-Only Memories	288
	6.10	Magnetic Disk Memories	295
	6.11 6.12	Flexible-Disk Storage Systems—The Floppy Disk	299
	6.13	Magnetic Tape	302
	6.14	Tape Cassettes and Cartridges	307
	6.15	Magnetic Bubble and CCD Memories	310
	6.16	Digital Recording Techniques	311
	0.10	Return-to-Zero and Return-to-Bias	
	6.17	Recording Techniques	312
	6.18	Nonreturn-to-Zero Recording Techniques Summary	314
	0.10	Summary	316
		7	
	•	INPUT-OUTPUT DEVICES 323	
	7.1	Punched Tape	324
	7.2	Tape Readers	326
	7.3	Punched Cards	328
	7.4	Card Readers	329
	7.5	Alphanumeric Codes	330
	7.6	Character Recognition	332
	7.7	Output Equipment	334
	7.8	Printers •	335
	7.9	Cathode-Ray-Tube Output Devices	340
	7.10	Magnetic-Tape Output Offline Operation	341
	7.11	Error-Detecting and Error-Correcting Codes	342
	7.12	Keyboards	343
	7.13	Terminals	348
	7.14	Input-Output Devices for Systems with	
	7.4-	Analog Components	351
	7.15	Digital-to-Analog Converters	352
	7.16	Analog-to-Digital Converters—Shaft Encoders	355

7.17 7.18 7.19 7.20 7.21	Analog-to-Digital Converters Flash Converters Counter and Successive-Approximation Converters Computer Data Acquisition Systems Summary	357 359 362 366 371	ix CONTENTS
	<b>8</b> BUSES AND INTERFACES 379		
8.1 8.2 8.3 8.4 8.5 8.6 8.7 8.8 8.9 8.10	Interconnecting System Components Interfacing—Buses Bus Formats and Operation Isolated and Memory-Mapped Input-Output Interfacing a Keyboard Program Control of Keyboard Interface Interfacing a Printer Interrupts in Input-Output Systems A Standard Bus Interface Summary	380 386 390 394 400 405 406 409 413 417	
	9		
	THE CONTROL UNIT 421		
9.1 9.2 9.3 9.4 9.5 9.6 9.7 9.8 9.9 9.10 9.11	Construction of Instruction Word Instruction Cycle and Execution Cycle Organization Control Registers Sequence of Operation of Control Registers Controlling Arithmetic Operations Typical Sequence of Operations BRANCH, SKIP, or JUMP Instructions SHIFT Instructions Register Transfer Language Microprogramming Variations in Microprogramming Configurations Summary	422 of 425 428 430 434 437 440 443 446 450 452	
	<b>10</b> COMPUTER ORGANIZATION 455		
10.1 10.2 10.3 10.4 10.5 10.6 10.7 10.8 10.9	Instruction Word Formats—Number of Addresses Representation of Instructions and Data Addressing Techniques Direct Addressing Immediate Addressing Paging Relative Addressing Indirect Addressing Indexed Addressing	457 459 459 460 463 465 466 468 470 472	

×	10.11	A Single-Address Microprocessor	404
CONTENTO	10.12	6800 Microprocessor	481
CONTENTS	10.13	PDP-11	496
			506
	10.14	8086 and 8088 Microprocessors	515
	10.15	68000 Microprocessor	520 520
		•	5/0

## **APPENDIXES**

A

CIRCUIT PRINCIPLES 539

В

DIODE GATES 545

TRANSISTOR-TRANSISTOR LOGIC 549

**D**EMITTER-COUPLED LOGIC 557

METAL-OXIDE SEMICONDUCTOR CIRCUITS 563

F IIL CIRCUITS 569

G DAC IMPLEMENTATION 573

BIBLIOGRAPHY 575

ANSWERS TO SELECTED ODD-NUMBERED QUESTIONS 581

INDEX 603